Design Technology Co-Optimization in the Era of Sub-Resolution IC Scaling
| Main Author: | Vaidyanathan, Kaushik |
|---|---|
| Format: | Electronic Book |
| Language: | English |
| Published: |
SPIE Digital Library,
1/1/16
|
| Subjects: | |
| Online Access: | Full text available on Research4Life (SPIE Digital Library) |
| Classic Catalogue: | View this record in Classic Catalogue |
Similar Items
-
Design Technology Co-Optimization in the Era of Sub-Resolution IC Scaling
by: Vaidyanathan, Kaushik
Published: (2016) - Design-Process-Technology Co-optimization XV
- Design-Process-Technology Co-optimization for Manufacturability XIV
- Design-Process-Technology Co-optimization for Manufacturability IX
- Design-Process-Technology Co-optimization for Manufacturability XI