|
|
|
|
| LEADER |
01578nam a2200265 a 4500 |
| 008 |
100518r2009 nju b 001 0 eng d |
| 020 |
|
|
|a 9788131711125
|
| 040 |
|
|
|a DLC
|c DLC
|d BD-DhAAL
|
| 082 |
0 |
0 |
|a 621.39/5
|2 22
|
| 100 |
1 |
|
|a Ciletti, Michael D.
|
| 245 |
1 |
0 |
|a Advanced digital design with the Verilog HDL /
|c Michael D. Ciletti.
|
| 260 |
|
|
|a Upper Saddle River, N.J. ;
|a New Delhi :
|b Pearson Education,
|c c2009 [reprinted].
|
| 300 |
|
|
|a 1004 p. :
|b ill. ;
|c 24 cm.
|
| 490 |
0 |
|
|a Prentice Hall XILINX design series
|
| 504 |
|
|
|a Includes bibliographical references and index.
|
| 541 |
1 |
|
|e 00018073
|
| 650 |
|
0 |
|a Logic design
|x Data processing.
|
| 650 |
|
0 |
|a Verilog (Computer hardware description language)
|
| 852 |
4 |
|
|a Ayesha Abed Library
|j General Shelf
|
| 999 |
|
|
|c 8641
|d 8641
|
| 952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_395000000000000_CIL_2009
|7 0
|9 10326
|a BRACUL
|b BRACUL
|c GEN
|d 2010-05-18
|l 0
|o 621.395 CIL
|p 3010018071
|r 2010-05-18
|t 1
|w 2010-05-18
|y BK
|
| 952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_395000000000000_CIL_2009
|7 0
|9 11043
|a BRACUL
|b BRACUL
|d 2010-06-17
|l 1
|m 28
|o 621.395 CIL
|p 3010018072
|r 2019-10-14
|s 2019-02-27
|t 2
|w 2010-06-17
|y BK
|
| 952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_395000000000000_CIL_2009
|7 0
|9 11044
|a BRACUL
|b BRACUL
|c GEN
|d 2010-06-17
|l 0
|o 621.395 CIL
|p 3010018073
|r 2010-06-17
|t 3
|w 2010-06-17
|y BK
|
| 952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_390000000000000_5_CIL_2009
|7 0
|9 62213
|a BRACUL
|b BRACUL
|c AV
|d 2010-05-18
|l 0
|o 621.395 CIL
|p 4010018071
|r 2017-12-07
|t 1
|w 2010-05-18
|y AV
|
| 952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_390000000000000_5_CIL_2009
|7 0
|9 62218
|a BRACUL
|b BRACUL
|c AV
|d 2010-05-18
|l 0
|o 621.395 CIL
|p 4010018072
|r 2017-12-07
|t 2
|w 2010-05-18
|y AV
|