|
|
|
|
| LEADER |
01279nam a2200325 i 4500 |
| 001 |
34435 |
| 003 |
BD-DhAAL |
| 005 |
20211111102025.0 |
| 008 |
190328t2018 flua 001 0 eng |
| 999 |
|
|
|c 40571
|d 40571
|
| 010 |
|
|
|a 2017022734
|
| 020 |
|
|
|a 9781138099951 (hardback : acidfree paper)
|
| 040 |
|
|
|a DLC
|b eng
|e rda
|c DLC
|d DLC
|d BD-DhAAL
|
| 042 |
|
|
|a pcc
|
| 050 |
0 |
0 |
|a TK7868.D5
|b C3948 2018
|
| 082 |
0 |
0 |
|a 621.381
|2 23
|
| 100 |
1 |
|
|a Cavanagh, Joseph
|9 30800
|
| 245 |
1 |
0 |
|a Verilog HDL design examples /
|c Joseph Cavanagh.
|
| 260 |
|
|
|a Boca Raton :
|b CRC Press, Taylor & Francis Group, CRC Press is an imprint of the Taylor & Francis Group, an informa business,
|c c2018
|
| 300 |
|
|
|a xv, 655 pages :
|b illustrations ;
|c 26 cm.
|
| 500 |
|
|
|a Includes index.
|
| 526 |
|
|
|a CSE
|
| 541 |
|
|
|a Parama
|e 34435
|
| 650 |
|
0 |
|a Digital electronics
|x Computer-aided design.
|9 30801
|
| 650 |
|
0 |
|a Logic design.
|9 30802
|
| 650 |
|
0 |
|a Verilog (Computer hardware description language)
|9 30803
|
| 650 |
|
0 |
|a Computer science
|9 42507
|
| 852 |
|
|
|a Ayesha Abed Library
|c General Stacks
|
| 942 |
|
|
|2 ddc
|c BK
|
| 952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_381000000000000_CAV
|7 0
|9 65193
|a BRACUL
|b BRACUL
|c GEN
|d 2019-02-26
|e Parama
|g 9230.00
|l 1
|m 7
|o 621.381 CAV
|p 3010034435
|r 2024-04-21
|s 2024-02-07
|t 1
|v 9230.00
|w 2019-02-26
|y BK
|