Hardware architecture design of face recognition system based on FPGA

Hardware architecture design of face recognition system based on FPGA

This conference paper was presented in the 2nd IEEE International Conference on Innovations in Information, Embedded and Communication Systems, ICIIECS 2015; Karpagam College of EngineeringCoimbatore; India; 19 March 2015 through 20 March 2015 [© 2015 Institute of Electrical and Electronics Engineer...

Ausführliche Beschreibung

Bibliographische Detailangaben
Hauptverfasser: Mondol, Raktim Kumar, Khan, Muhammadimran, Mahbubul, Hye, A. K., Hassan, Asif S.
Weitere Verfasser: Department of Electrical and Electronic Engineering
Format: Conference Paper
Sprache:English
Veröffentlicht: © 2015 Institute of Electrical and Electronics Engineers Inc. 2016
Schlagworte:
DSP Algorithm
Face Recognition
FFT
Field Programmable Gate Array (FPGA)
Image Processing
PCA
VLSI
Online Zugang:http://hdl.handle.net/10361/6978

Online

http://hdl.handle.net/10361/6978

Ähnliche Einträge