Hardware architecture design of face recognition system based on FPGA

Hardware architecture design of face recognition system based on FPGA

This conference paper was presented in the 2nd IEEE International Conference on Innovations in Information, Embedded and Communication Systems, ICIIECS 2015; Karpagam College of EngineeringCoimbatore; India; 19 March 2015 through 20 March 2015 [© 2015 Institute of Electrical and Electronics Engineer...

Disgrifiad llawn

Manylion Llyfryddiaeth
Prif Awduron: Mondol, Raktim Kumar, Khan, Muhammadimran, Mahbubul, Hye, A. K., Hassan, Asif S.
Awduron Eraill: Department of Electrical and Electronic Engineering
Fformat: Conference Paper
Iaith:English
Cyhoeddwyd: © 2015 Institute of Electrical and Electronics Engineers Inc. 2016
Pynciau:
DSP Algorithm
Face Recognition
FFT
Field Programmable Gate Array (FPGA)
Image Processing
PCA
VLSI
Mynediad Ar-lein:http://hdl.handle.net/10361/6978

Rhyngrwyd

http://hdl.handle.net/10361/6978

Eitemau Tebyg