Duper scalar processor : the hardware approach to instruction level parallelism

Duper scalar processor : the hardware approach to instruction level parallelism

This thesis report is submitted in partial fulfillment of the requirements for the degree of Bachelor of Science in Computer Science and Engineering, 2007.

Bibliografiska uppgifter
Huvudupphovsman: Sadekin, Intekhab
Övriga upphovsmän: Department of Computer Science and Engineering, BRAC University
Materialtyp: Lärdomsprov
Språk:English
Publicerad: BRAC University 2010
Ämnen:
Computer science and engineering
Länkar:http://hdl.handle.net/10361/381

Liknande verk

Liknande verk