Sadekin, I., & Department of Computer Science and Engineering, B. U. (2010). Duper scalar processor: The hardware approach to instruction level parallelism. BRAC University.
Lua i Stíl Chicago (17ú heag.)Sadekin, Intekhab, agus BRAC University Department of Computer Science and Engineering. Duper Scalar Processor: The Hardware Approach to Instruction Level Parallelism. BRAC University, 2010.
Lua MLA (8ú heag.)Sadekin, Intekhab, agus BRAC University Department of Computer Science and Engineering. Duper Scalar Processor: The Hardware Approach to Instruction Level Parallelism. BRAC University, 2010.
Rabhadh: Seans nach mbeach na luanna seo go hiomlán cruinn i ngach uile chás.