Sadekin, I., & Department of Computer Science and Engineering, B. U. (2010). Duper scalar processor: The hardware approach to instruction level parallelism. BRAC University.
Chicago-viite (17. p.)Sadekin, Intekhab, ja BRAC University Department of Computer Science and Engineering. Duper Scalar Processor: The Hardware Approach to Instruction Level Parallelism. BRAC University, 2010.
MLA-viite (8. p.)Sadekin, Intekhab, ja BRAC University Department of Computer Science and Engineering. Duper Scalar Processor: The Hardware Approach to Instruction Level Parallelism. BRAC University, 2010.
Varoitus: Nämä viitteet eivät aina ole täysin luotettavia.